|
|
Article: Research on solid-state circuits detailed by I. Galdi and co-authors.
- Article from:
- Electronics Newsweekly
- Article date:
- August 18, 2008
CopyrightCOPYRIGHT 2008 NewsRX. This material is published under license from the publisher through the Gale Group, Farmington Hills, Michigan. All inquiries regarding rights should be directed to the Gale Group. (Hide copyright information)
|
"A bandpass Sigma Delta modulator with two time-interleaved second-order modulators and cross-coupled paths is described," scientists writing in the IEEE Journal of Solid - State Circuits report.
"Split zeros around the 40 MHz IF provide a signal band of 1 MHz with 72 dB(FS) DR and 65.1 dB peak SNR," wrote I. Galdi and colleagues.
The researchers concluded: "The circuit, integrated in a 0.18 mu m CMOS technology, uses a 60 MHz clock per channel."
Galdi and colleagues published their study in IEEE Journal of Solid - State Circuits (40 MHz IF 1 MHz bandwidth two-path bandpass Sigma Delta modulator with 72 dB DR ...