Article: 64-bit MIPS RISC processor. (Microprocessors).(NEC VR5500)(Brief Article)(Product Announcement)

* Features dual instruction issue, out-of-order execution, and a 10-stage decoupled superpipeline

* Delivers 600 MIPS at 300 MHz

* Provides six execution units, including two integer, two floating point, nonblocking load/store, and branch

* ...

Related newspaper, magazine, and journal articles:

 
 
Newsweek Harper's Magazine The Washington Post Chicago Tribune Crain's Chicago Business PRNewswire Pediatric News The Nation Advertising Age The Economist (US) A FREE trial gives you access to over 80 million articles! Access over 6,500 publications with a FREE trial!